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Introduction
This final report describes three research and development projects conducted by Synergy Microwave Corporation for DARPA (Defense Advanced Research Agency). The purpose of these-proj-ects---w-as~to-develop--and-demonstrate the--key sub-systems~needed-f{}t:-all--u1tfa-..high--performance, low cost, multi-band tactical transceivers. These devices include: 1) A 25 MHz to 2,500 MHz, 5 W power amplifier, 2) A 2.5 GHz to 6 GHz synthesizer to be used the receiver's first local oscillator, and 3) A 25 MHz to 3,000 MHz tunable filter that can be used as a preselector or a post power amplifier filter.
The report has five chapters. The first chapter is an introduction. The second chapter describes the amplifier. The third chapter describes the synthesizer. The fourth chapter describes the filter. The fifth chapter provides a summary.
2.
Broadband Distributed Power Amplifier Development 2.1 Scope of Work ---T--o-design-and-develop-"a Broadband-power-Ampiifier-in-the-frequencyrarrge-25-MHz-to 2500 MHz with output power of about 5 Watt (CW) using Distributed Amplifier technique.
2.2 Design Methodology There are number of broadband techniques are available in practice. This includes the conventional broadband impedance matching techniques such as transmission line transformers. Ladder networks, stepped impedance structures, and more popular distributed traveling wave amplifiers widely used in the microwave frequency range.
The conventional networks are good up to 1 GHz, which use RF power transistors including LDMOS structures but are not suitable for frequency range extending beyond 1 GHz and also they are very bulky. Distributed Amplifiers using traveling wave structures are widely used in the microwave frequency range up to 18GHz but mainly for low output power due to device constraints. Recently it has been reported by a device manufacturer CREE Microwave . packaged SiC based MESFETs capable of high break down voltage, which is highly essential for high power applications operable up to S-band. This device is capable of providing an output power of up to 10 Watts in S-band. Compared to these SiC based MESFETs the conventional GaAs based MESFETs are not capable of providing wideband operation and also high output power due to the device limitations. Based on detailed literature survey (1 .. .4), it was concluded that SiC MESFETs are more suitable for our application and it would be preferable to use Distributed Amplifier technique compared to conventional design approaches for the limitations listed above.
2.3 Principle of Operation: A schematic of distributed Amplifier is shown in Figure 1 . A Distributed Amplifier, also known as Traveling Wave amplifier is designed by cascading number of discrete transistors in a suitable way to increase the Gain-Bandwidth product of the amplifier. This is achieved by combining the input and output capacitances of the transistor with inductors or equivalent transmission lines between Gates and Drains of the transistors. The gate and drain impedances are absorbed by these transmission lines (known as gate and drain lines), thereby widening the bandwidth. Input signal is fed at port1 to the gate of the first transistor and the output is taken from the drain ofthe last transistor. The drain of the first transistor and the gate of the last transistor are terminated in 50 ohms. An RF signal applied at the input end of the gate line travels down to the terminated end where it is absorbed. As the signal travels voltage wave and the amplified signal is coupled to the next device through the drain line. If the phase velocities on the gate and drain lines are identical, then the signals on the drain line add in the forward direction as they arrive at the output. The waves traveling in the reverse direction are not in phase and any uncancelled signal is absorbed by the drain line termination. Thus the signal fed at the input gate terminal is coherently amplified at the output drain terminal. By proper choice of the device in terms of breakdown voltage and limiting parasitic capacitances and inductances it is possible to achieve broadband amplifiers with bandwidth up to 10: 1. The device chosen for the development was from CREE with part no.CRF-2010-101( SiC RF Power MESFET. The small signal gain of the device is 12 dB and lOW minimum PldB (power at 1 dB gain Compression). The Based on the device equivalent circuit parameters and available small signal S-Parameters, a 4-stage distributed Amplifier was designed. The design calculations show that the device capacitance between Gate and Source (Cgs) is so large that device cannot operate in broadband mode beyond 1.2 GHz. Further, the computer aided analysis show that due to package parasitic, the device tend to oscillate around 800 MHz and this further limits the extendable frequency range on the upper end. The optimized circuit file and the estimated performance are shown in Figure 2 and Figure 3 . INPUT, dBm The gain plots clearly indicate the limitation at high frequency end beyond 600 MHz caused by device parasitic. A detailed discussion through correspondence was conducted with CREE to understand and resolve the problem. CREE engineers fully supported our findings and expected an unpackaged device in die form would provide better performance. But they expressed their inability to provide in die form, as it is not available yet. Further, the for the packaged device, the gate lead inductance is of the order of0.45nH and drain inductance is about 0.33nH which are undesirable for our application leading to oscillation at high frequencies. So while it was possible for us to demonstrate the high power and reasonably broadband flSIi 1lA1EI1I'fC'" m..., characteristics of SIC MESFETs when used as Distributed Amplifiers, the shortcomings at high frequency end are mainly due to device limitations.
Distributed Amplifier using GaAs MESFETs
In our study of Distributed AmpJifL~cusing~lC MESFETs, it was 3c1.lsorbe(Ltl1atg~j~;
source capacitance (Cgs) is preferred to be low to achieve wide band performance. Since CREE was not having the device in die form, and they are still working on it, we thought it is appropriate to use GaAs MESFETS usable up to Ku band and with low value for Cgs. However, the limitation is the output power capability of these devices. The device with required capacitance characteristics can only deliver 0.25 Watt. But it was decided to study the scope of distributed amplifier approach for our application, while waiting for the correct device from CREE.
A four stage distributed amplifier using FLK027 from Fujitsu was designed and developed. The Schematic diagram is shown in Figure 7 , and simulated results are shown in Figure 8 . It is seen that where the device has no oscillations in the frequency range of interest, thereby meeting the wide bandwidth requirements, it is limited only by the output power capability. The fabricated unit is shown in Figure 9 , and the measured performance is shown in .: 
2.6
Conclusion High Power capability of Distributed Amplifiers over a restricted bandwidth was de!ll()_Ilstr~t~d_t1I!9.Y:m. th~fl.rst de~!gn llsingJ)ack~g~cl_Sj~Ml~$l'ETs from_CREE~Ih~_wide _ bandwidth capability of the design approach was further demonstrated through the second design using available GaAs MESFETs. The study carried out clearly demonstrates the limitations to meet the design goals are mainly due to non-availability of devices with low Cgs, high breakdown voltage and more importantly in die form to eliminate package parasitic. Based on our continuous interaction with device manufactures including CREE we understand the work is still progress and no device to meet our requirement are available at present.
3.
Broadband, Low Phase Noise Synthesizer Development 3.1 Scope of work Design target was the design of a low phase noise 2.5-6 GHz synthesizer with lowest possihle -ph-ase neise and-euff~nt-eonsumption.
2 Design The challenge of this type of synthesizer is to achieve excellent performance in a small size with moderate current consumption using commercially available components.
Several approaches were studied and the most promising designs were realized and measured.
A key component of a synthesizer is the YCO. It has to provide the desired wideband tuning range as well as low phase noise.
Under this contract under inclusion of own funding the following wideband YCO's were designed:
• 350-1050 MHz, 0.9xO.9" size, -112 dBc phase noise @ 10 kHz • 600-1800 MHz, 0.5"xO.5" size, -105 dBc phase noise @ 10 kHz • 1.5-3.2 GHz, 0.5"xO.5" size, -95 dBc phase noise @ 10 kHz • 1.9-4.1 GHz, 0.5"xO.5" size, -90 dBc phase noise @ 10kHz
A 3GHz to 6GHz YCO, 0.5"xO.5" is still under design funded from own resources and will be made available to the public during 2005.
Another promising way to achieve low phase noise at high frequencies is the use of a Push-Push YCO. Here two YCO's running at halfthe desired frequency are coupled in a way that the resulting output frequency is the sum of both YCO frequencies. As both YCO's are on exactly the same frequency and their noise is non-coherent the resulting noise on the output frequency is lower then the phase noise of the individual oscillator. The main problem in such a design is to keep the phase difference between the two YC) sections exactly 90deg to achieve the best possible performance. To achieve this a special phase detector and steering circuit was developed. Due to the unavailability of commercial IC's for the desired frequency range the functionality was only shown at lower frequencies. IfIC's are made available or designed from own resources this type of oscillator will be completed.
As the phase noise of the YCO itself isn't sufficient in close proximity of the carrier (up to~150kHz) the PLL has to provide a much lower phase noise to be able to reduce the resulting noise floor up to frequencies of 150kHz.
Due to the 1Hz step size requirement a DDS chip has to be used. The DDS can only provide frequencies up to~1OOMHz with a noise floor of~-120dBc and a spurious suppression of -90dBc at best. As this, directly translated to the desired frequency range, would not satisfy the requirements a different solution had to be developed.
Even without the 1 Hz resolution requirement the translation of the phase noise to frequencies up to 6 GHz would not allow achieving the required phase noise. 
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The core of the system is a ceramic resonator based oscillator (fixed frequency) that provides a noise floor of -130dBc and better at 2.4GHz. This clean frequency is used to drive all other functions ofthe synthesizer. To achieve the desired frequency stability it is phase locked to an oven controlled crystal-osdIlator (OCXO), which ag-ain canoe locked to external frequency references.
The output signal of the DDS is mixed in a modulator (to suppress the carrier and one sideband) with the Auxiliary Synthesizer to a frequency of~550MHzto 1.55GHz, then divided down to~5MHz-8MHz. This frequency is then mixed with the clean 2.4GHz/20=120MHz and divided again by 5 resulting in a frequency range around 25MHz variable in steps ofless then 1Hz. By mixing and dividing noise and spurious get suppressed and the resulting frequency is used as a variable, very clean reference for the Main Synthesizer. It converts the reference up to the desired frequency range, depending on which YCO is used.
The synthesizer in the picture above uses the 1.9 to 4.1 GHz YCO and provides a phase noise of~-95 dBc@l OkHz from the carrier at 4.1 GHz. The -phase noise is limited by the Main Synthesizer PLL chip and can be improved by at least 15dB if a PLL chip would be designed for such a purpose. Today's technologies (BiCMOS) have proven to provide the required performance but no IC's are currently available on the market. The concept was proven effective in a lower frequency range where IC's are available. On own funding the project will be continued once IC's for 6GHz and beyond are available.
3.3
Conclusion Wideband synthesizers with 1 Hz resolution can be designed and manufactured for frequency ranges where PLL IC's are commercially available or funding is provided for custom designs. The synthesizer above would be able to provide the desired frequency range and phase noise with a custom PLL Ie. A new method of generating very high purity reference frequencies was successfully implemented which is the core of such a design.
High Dynamic Range, Tunable Filters
The goal of this project was to design an ultra-high dynamic range, voltage tuner, and preselectoEfllter. The filter requirements are a high third order intercept-point (IP3) of at least +40 dBm, use a minimal amount of prime power «1 mW), and be low cost (several dollars in discrete parts). The desired frequency range is 30 MHz to 3,000 MHz, in several bands.
The key technical difficulty is to obtain the high IP3 value in-conjunction with the low prime power requirement. Current filters use varactor diodes to vary the resonant frequency of the filter circuit. Unfortunately, large RF signals tend to modulate the varactor bias voltage, which causes distortion.
To satisfy the IP3 requirement, we developed three novel circuit techniques. These were investigated extensively using the Ansoft Serenade simulation tool, which accurately models the diode non-linear characteristics. Several of these techniques were then verified using prototype circuits in the 290-400 MHz frequency range.
IP3 values of +40 dBm for each technique were obtained. We believe that combining the techniques (not yet investigated) would provide IP3 values significantly above +40 dBm.
4.1
Baseline Filter Design A Baseline filter was used to provide a reference for the circuit designs developed in this project. The Baseline filter is shown in Figure 13 . This filter uses two resonant "tank" circuits (four varactor diodes in each tank circuit (DI-D4 and D5-D8) along with inductors (L2 and L3», and three inductors (L6, L7 and L8) to couple the tank circuits together. The varactors are tuned with DC bias lines that use large resistors (Rl and R2) to decouple the tuning and the RF circuits. This filter tunes from 200 MHz to 400 MHz. The pass bandwidth is approximately 10% of the center frequency.
To obtain the 30 MHz to 3,000 MHz tuning range, multiple octave filters would be used. High IP3 RF switches would be used to select the desired filter. This filter design is very compact and is extensible over the desired frequency range. The Baseline filter's shortfall is an IP3 of approximately+24 dBm. The prime power required is very small (rnA to bias the varactors). To verify this, extensive simulations were made and multiple prototype filters was built. A photograph of a prototype circuit board with multiple filter designs in shown in Figure 14 . The filter designs labeled "Baseline" and "Alt No 3" are the same except that the number ofvaractor diodes is doubled in Alt No 3 compared to the Baseline. The measured and simulated IP3 of three different filters with four diodes per tank (Baseline), eight diodes per tank (Alt 3), and 16 diodes per tank (Alt 4) are shown in Table 1 . The IP3 values approximately follow the 6 dB rule mentioned previously. The Alt 3 filter's IP3 was 6 dB larger that the Baseline filter's IP3 value. The measured Alt 3 filter's IP3 was 9 dB (ideally 6 dB) larger that the Baseline filter's IP3 value. The Alt 4 filter's IP3 value was 13 dB (ideally 12 dB) larger than the Baseline filter's IP3 value. A potential difficulty with adding diodes in parallel and series is that the parasitic inductance and capacitance due to circuit board traces limits the filter's tuning range. As diodes are added, capacitance to ground is increased, thus limiting the tuning range and the highest tuning frequency. At frequencies below 1 GHz, this is not too much of a problem, but above 1 GHz the parasitic values become more significant. We simulated the filter parasitics using the model shown in Figure 15 , and then estimated the reduction in filter tuning range caused by the parasitic elements. To investigate the impact at higher frequencies, the Baseline filter design was scaled to operate from 1200 MHz to 2700 MHz. Figure 17 shows the reduction in the maximum tuning frequency due to parasitics of this design is more significant. To operate at these higher frequencies with a large number of varaetor diodes, an integrated design is required because this greatly reduces the parasitic values. A thin film, Low Temperature Co-fired Ceramic (LTCC) technology technique can be used. We simulated this approach and the filter response versus tuning frequency values are shown in Figure 18 . This design only has a small tuning range loss due to parastics. Thus, we believe that it is possible to use the multi-varactor diode approach to improve the IP3 performance, even up to 3,000 MHz. -Ir'\+-+f+' is to align the diodes in a "back-to-back" arrangement, and then to select the diode power-law exponent value to maximize the IP3 performance. As shown in Figure 19 , arranging the diodes in the "back-to-back" configuration partially cancels distortion. 4.2.3 Technique 3 -Distortion Cancellation The third technique is to add a small diode to one side of the varactor tank: circuit. This small diode generates distortion currents that cancel the varactor tank: circuit distortion. Because the IM current that is not cancelled by the common cathode pairs is very small, the additional diode must provide a very small cancellation current in the correct phase.
PCB Parasitics
The circuit diagram for this approach is shown in Figure 21 . The small diode (D2IM) value depends on the tank varactor diode m-value and is found iteratively. For the diode used in this work, the size needs to be about 1/128 that of the tuning diodes. The position ofthe small diode in the circuit depends on the varactor diode m-value. The configuration shown is valid for m > 12. For m < 12, the capacitor and diode should be swapped, with the cathode still connected to the bias resistor Simulations show that an IP3 of37 dBm to 40 dBm is attainable with this design.
4.3
Conclusions This project has shown that it is feasible to build a voltage-tuned filter with an IP3 value of +40 dBm using readily available varactor diodes. Three circuit technologies were developed: (1) Adding many diodes in parallel and series, (2) to arrange the diodes "back-to-back" and to select the diode m value to 0.5, and (3) to add an extra diode to cancel the distortion. To increase the frequency range to 3,000 MHz, the diodes need to be integrated so that the parasitic impedances from the circuit connections are reduced. These above techniques have been proven using a combination of simulations and prototype tests.
5
Summary
This final report describes three research and development projects conducted by Synergy Microwave Corporation for DARPA (Defense Advanced Research Agency). The purpose of these projects was to develop and demonstrate the key sub-systems needed for an ultra-high perfonnance, low cost, muiti-band tactical transceivers. These devices include: 1)'A 25 MHz to 2,500 MHz, 5 W power amplifier, 2) A 2.5 GHz to 6 GHz synthesizer to be used the receiver's first local oscillator, and 3) A 25 MHz to 3,000 MHz tunable filter that can be used as a preselector or a post power amplifier filter.
Prototypes of each device were constructed that demonstrated the feasibility of each design concept.
